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The operation of power transistors in a switch mode circuit is
considered for application as a power amplifier, at 3«5 KCS, to drive
sonar transducers. A method of reducing the undesired effects of
resonant loading is investigated, and a method of obtaining reduced
power output through pulse width modulation is considered,, The effects
of transistor rise, storage, and fall time is evaluated. Transistor and
circuit characteristics are reviev/ed as a basic for design.
The design and testing of an experimental, two transistor, switch
mode amplifier which delivers 166 watts of fundamental power is described
.
The feasibility of switch mode application is evaluated for amplifiers
capable of power output in excess of one kilowatt.
The work for this thesis was done at Raytheon Company, Airborne
Sonar Section, Waltham, Massachusetts, during the period k January I960
through 10 March I960, and at the U. S. Naval Postgraduate School from
1$ March through 5 April I960.
The writer wishes to express his appreciation for the suggestions
and assistance furnished by Vartan Vartanian, and Stanley Ehrlich of
Raytheon Company, and to Dr. Malcolm Bauer and Professor Raymond Murray
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TABLE OF SYMBOLS AND ABBREVIATIONS
W Direct current forward transfer ratio, common base
(dif\) configuration. o(, same with functions of collector and
emitter interchanged.
^£_ High frequency current amplification factor, common emitter
Direct current forward current transfer ratio, common base,




FE DC current amplification factor, common emitter
Ibl Initial base current
Ib2 Base current flowing just prior to switching
Ib3 Projected base current when switching to the off state.
Ic Collector current
Icbo Collector cut off current






PWM Pulse width modulation
R Resistance
Rie DC base input impedance, common emitter configuration










u)t inverted angular cut off frequency with the function
of the collector and emitter interchanged
^-'^£ angular cutoff frequency, common emitter






The application of solid state devices in sonar equipment has ad-
vanced rapidly in the past three years. The advantage of transistors
with regards to physical size of the units, and their associated cir-
cuitry, over the same characteristics of vacuum tube application, makes
transistors or other solid state devices, preferable in circuits within
their capabilities. Sonar equipment in particular, offers a fertile
field of solid state application.
The development of airborne sonar, with its inherent light weight
requirements, lends itself readily to transistorized equipment. The array
transducer of surface, and subsurface sonars, appears to be ideally suited
to multiple drive units, which might well increase overall power output,
with a decrease in size, weight, and source power requirements, when com-
pared with conventional tube circuits.
The trend towards lower frequency sonars also permits easier applica-
tion of transistors, as the present high power transistors are somewhat
frequency limited.
The particular problem considered in this paper concerns the utiliza-
tion of transistors, in a power amplifier circuit, to drive a sonar trans-
ducer. In order to take full advantage of transistor capabilities, the cir-
cuit chosen for study is the "switch mode" amplifier. Pertinent transistor
characteristics, circuit configurations, and design problems, are discussed






Power transistors, as any other circuit device, have several
electrical limits which determine the operation of the unit. In order
to better understand the problems of constructing a power transistor
amplifier, these limits will be discussed, and the relative merits of
several different amplifier configurations, and modes of operation will ^
be evaluated.
The germanium power transistor, capable of currents in excess of one
ampere, eerie into being during 1955. The development of the germanium
power transistor appears to have reached a performance peak with units
such as the 2N17U, rated at 15 amperes and a maximum collector voltage of
80. During 1959, high voltage, high current, silicon transistors have be-
come available. While silicon power transistors are not readily available
from commercial suppliers at this date, units such as the Westinghouse
1016D are in production and can be obtained with considerable lead time.
(See Appendix V for 1016D characteristics).
B. Power Output
Power output is determined by the maximum amount of power the transist-
or can dissipate, providing certain voltage limitations are not exceeded.
The internal dissipation limit is set by the maximum junction temperature
that still permits transistor action. While the maximum junction tempera-
ture for any solid strte device can be theoretically determined from the
physical properties of the materials used, it is usually determined by




The engineer has meager means of determining the junction temper-
ature directly, so a figure relating the junction temperature to measure-
able quantities is generally given by the manufacturer. This figure is
called the "Thermal resistance, junction to case", or "Thermal resistance,
junction to mounting base", and is given in units of temperature per unit
of power dissipated. Junction temperature is therefore determined indi-
rectly by multiplying the "thermal resistance" value given, by the inter-
nal power dissipated, and adding the result to the ambient.
Transient junction temperature response is discussed in current liter-
ature, [2] but for the applications considered herein, the thermal rise
time of the junction is sufficiently short (i.e. approximately 30 ms.), so
that calculations involving power dissipation will be made on a steady
state basis, assuming an infinite heat sink. \_33
Referring to Appendix V, the 2N17U has a maximum thermal resistance
of 0.8 degrees Centigrade per watt. Its maximum continuous junction temp-
erature is 95 degrees Centigrade. Assuming the transistor is mounted on
an infinite heat sink, and the ambient temperature at 25 degrees Centi-
grade, the unit should be capable of dissipating 87.5 watts. ( 95 -25 - 87.5)<.
In actual practice, the assumed ambient temperature would be closer to 55
degrees centigrade, and the method of mounting the transistor to the heat
sink could contribute an additional thermal resistance of 0.2 \_h\ degrees
centigrade per watt. For this condition the maximum dissipation for the
2N17U would be U0 watts.
Once the maximum thermal dissipation for a particular type of mounting
is known, and the ambient temperature limits given, the maximum power out-




Thermal runaway occurs in transistors from the effects of an uncon-
trolled increase in leakage current caused by an elevated junction tempera-
ture. That portion of the leakage current (Icbo) flowing through the
emitter will be amplified by the transistor and result in an increased
collector current. This increase in collector current causes a further
rise in the junction temperature which starts the cycle over again. With
this action going on in the transistor, the collector current increases un-
til limited by the external circuit, or the unit fails completely.
In treating the problem of thermal runaway, the stability factor of the
circuit is considered. That portion of the Icbo flowing in the base is not
amplified by the transistor, so does not contribute to thermal runaway. The
stability factor is defined as the ratio of the increase in collector cur-
rent to the increase in Icbo, and may vary from unity (i.e. all Icbo flows
through the base) to the FE of the transistor (i.e. all Icbo flows through
the emitter). Methods of computing the stability factor of a circuit are
given by many of the transistor texts. 0>, 6 J
D. Voltage Limitations
The voltage at which a transistor breaks down is a function of both the
individual transistor characteristics, and the circuit employed. In order
to understand the dependency on the circuit, the three basic modes of volt-
age breakdown will be discussed. None of these breakdown phenomena is by
itself destructive. It is the power, and resulting heat developed by the
high current flow under breakdown conditions, that gives rise to a perman-




Avalanche breakdown is the failure of the collector to base junction,
and is in no way dependent on transistor action [Y] . This mechanism
of breakdown is the same means by which a "zener" diode reaches and main-
tains a constant potential with the application of a reverse current. The
additional carriers that lead to the breakdown are formed by collisions
between the rapidly accelerated minority carriers and the valence electrons
of the germanium atoms in the crystal network.
The ratio between the actual current at any voltage, and the current
that would flow if there had been no increase from electron collision is
defined as the multiplication factor, M. This factor is unity at low
voltage, and reaches infinity at the avalanche breakdown voltage,
F. Alpha Equals Unity Breakdown
The M, defined above, multiplies the alpha of the transistor as well
as the leakage current. Therefore, the alpha of the transistor at low
voltage is taken as a reference, <Ao 9 The alpha at any other higher volt-
age will be Mc\c, where M is an increasing function of the voltage applied,
The DC common emitter amplification factor FE, is also a function of M by
the relation:
II-l hFE = -fffJM,,
1-QfoM
At some voltage considerably less than the avalance breakdown voltage, the
factor M will be such that Mo<.o is unity, (o( * !)• This results in an
infinite "FE, or a common emitter breakdown.
-'The action of a "zener" diode is comparable to the Townsend effect of a
gas tube, and not a true Zener effect, which is' the stripping of the
valence electrons. | 8} \
5.

G. Punch Through Breakdown
When a negative voltage is applied to the collector of PNP transistor,
the holes in the P-type collector will be attracted to that negative
potential. This attraction of the carriers away from the junction creates
a depletion layer in which there are no free carriers. In an alloyed
junction transistor such as the 2N17U, the base region has a much higher
resistivity than does the collector; therefore, as voltage is increased,
the expansion of the depletion layer will occur mainly in the base region.
At some elevated voltage, this depletion layer will extend entirely through
the base region, and come Into contact with the emitter junction. When
this occurs, there will be no recombination in the base region as it is
free of carriers. A short circuit now exists from collector to emitter.
When punch through occurs, the base signal loses all ability to control the
action within the transistor. This is in contrast to the c^ " 1 phenomenon,
in which the base is 3till capable of control until avalanche breakdown is
reached.
H * frequency Dependent Parameters
The three parameters of primary importance in considering a switch mode
power amplifier are rise time (tr), storage time (ts), and fall time (tf).
The usual method of determining these parameters involved the use of the
frequency dependent par meters to arrive at en equivalent circuit for the
transistor. An analysis of this method is oarried out by Golahny C?] .
The equations derived are reproduced below in CT-?, % t \± t
Fundamentally the three parameters may be described as follows:
a . tr* The time required for the eelleefcor current to reach 90% of
its final value in response to a itep input, for a transistor in the
common emitter eenfigtir&tionj the equation for tr is*

II -2 tr = -1- ih lb*
Ibi - c
Examination of equation II-2 indicates that increasing Ibl would
decrease the rise time.
b. ts: The excess concentration of minority carriers at the
collector-base junction during saturation causes a delay between
the removal of the drive signal and collector current drop. After
the arive is removed, the excess carriers will drift into the
collector region^ and maintain collector current flow until their
concentration reaches equilibrium, and current flow goes to zero
during fall time.




Ic ( l-«*n ^ - Ibz
Considering the relative magnitudes of the quantities contained
in the brackets of equation II-3, one solution to obtain a decrease
in storage time is available by decreasing Ib2 to a value just
sufficient to hold the transistor in saturation.
c. tf: The time required for the collector current to reach 10/6
of its initial value.
n-U tf / h
U/'c(£
A method of decreasing the fall time would be most easily










Considering the fundamental power and voltage limits of transistors,
only two modes of operation have been considered applicable to sonar
transducer drive units. The first application involves the use of trans-
istors in class B linear circuity, the second would employ transistors in
the switch mode.
In December, 1959 t both methods were investigated by the Submarine
Signal Division of Raytheon Company. \_VS} This particular study was
undertaken to determine the most desirable circuit capable of delivering
one kilowatt of power to a section of a large sub-surface sonar transducer.
An adjiticnal requirerent in this application was the capability of re-
duced power output to 30db below one kilowatt in six steps.
The results of this study led to a selection of the class B linear
type of driver. The main reasons given for the selection of the Class
B linear drive over switch mode were as follows:
1. Reduced power output is obtained through reduced signal
drive to the amplifier.
2. The resonant load presented to the power amplifier offers
no particular problem to continuous class B operation.
B. Circuit Characteristics
The above listed advantages seem sufficient to choose linear opera-
tion in preference to switch mode of operation, as either of the above
advantages is immediately lost in switch mode. Other considerations
detract from the desirability of linear operation. Maximum internal

dissipation could be reached before the transistors deliver their full
capability. In this application this point is especially pertinent as
maximum dissipation occurs at reduced signal drive Appendix I contains
a detailed explanation of linear dissipation.
As the power amplifier is pulsed in sonar applications, the resonant
characteristics of the load still presents problems of initial voltage or
current transients, dependent on whether the load is series or parallel
tuned. Unless the signal drive is controlled to insure that each pulse
commences as a sine wave, i.e. current or voltage drive is zero at time
zero, for each pulse, initial transients are as possible as with a
switched amplifier. An alternate solution is to derate the transistor
in order to keep any undesired transients from destroying the units. It
is interesting to note that the manufacturer's recommendation (see
Appendix V) for the 2N17U suggest the use of a 12 volt supply where high
voltage transients are to be encountered, although the 2N17U is rated as
an 80 volt transistor.
Switch mode operation offers some distinctive advantages over any type
of sinusoidal operation. The major advantage of switch mode lies in its
high efficiency.
C. Output Power
A simplified comparison between switch mode ana class B linear opera-
tion will now be given to point out the major advantage of the former
method o Basis for the figures obtained in the example will be found in
Appendix I. Pertinent excerpts from manufacturer's engineering sheets
for the 2N17ii are contained in Appendix V.
9.

In class B operation, the voltage applied to the off transistor is
twice the supply voltage, so that our chosen supply voltage is UO. The
load to each transistor is therefore 2.66 ohms to obtain V~> amps of
collector current. The saturation resistance, the "off" state leakage
current, and the signal arive power will be omitted from the calculations
as their effects are negligible. The linear amplifier can deliver 300
watts of fundamental power, ( Emax Imax Power out ). With two
2
transistors delivering 300 watts of useful power, 85 watts must be
dissipated internally.
For the same two transistors operated in the switch mode, the power
output would be (1*0x15) 600 watts. Of this 600 watts, 80$, or U85 watts
is contained in the fundamental frequency of the square wave obtained.
The internal dissipation of the transistors will be calculated on the
tr and tf, plus the "on" and "off" state losses, which will be considers,
ablylower than the 85 watts obtained in the linear amplifier. The switch
mode transistors offer a 62$ theoretical increase in power output, with a
considerable decrease in internal dissipation.
The reader will no doubt wonder at this point why two transistors are
used in push-pull switching rather than one, which if switched at maximum
rating would deliver the same power, i.e. 80 volts x 15 amperes x \ - 600
watts. Were it not for the limitations imposed by the frequency dependent
parameters and the increased size of the output transformer required to
handle the resultant unbalanced direct current, single ended operation
would be highly attractive.
10.

Even neglecting the secondary internal power losses in the linear
amplifier, each transistor is required to dissipate U2°$ watts of
power. This would set an absolute ambient temperature maximum„
Utilizing the assumptions maae on page 3'
III-l To max = 9$°C
-(U2.5 watts x 1.0°C/watt)
- S2.5°c
The results of equation III-l indicates linear operations at maximum





CIRCUIT PROBLEMS IN SWITCH MODE APPLICATION
A. General
It has been shown that the switch mode amplifier offers an advantage
over the linear amplifier with regards to two primary considerations. On
the decision to take advantage of these two factors, three major problems
confront the designer. In prder of importance considered by the writer,
the problems are as follows:
1. Resonant loads, such as sonar transducers, prohibit square
wave voltage and current, as would be obtained from a switch
mode amplifier.
2. Reduced power output must be available from the circuit utilized.
3. Power transistors are low frequency devices that might require
some sort of signal drive wave shaping.
B. Amplifier Load
Work done by Kirkland Cl2J involves the use of switch mode
amplifiers in which either current or voltage waveform is kept square,
while the opposite of the chosen square waveform is allowed to vary
with the load. This approach immediately loses the advantage of having
both square current and voltage, in that internal dissipation for the
switched transistor is about the same as the sinusoidal application.
An alternate approach, and the one chosen for the work presented
herein, is the use of a crossover network to provide a frequency
independent load to the amplifier. In considering a crossover network









Figure 1. Constant Resistance Crossover Network
The component values for the network of Fig. 1 may be found in most de-
sign handbooki \LlljJ , and the calculations involved present no particular
problem once the Ro is specified. It is of interest to compare the low
frequency side of Fig. 1 with the general scherm tic of a series tuned







Figure 2. General Schematic of a Series Tuned Ceramic Transducer
The similiarity is obvious, and while ho further investigations were made,
the implication is such, that it was considered appropriate to look upon
the entire low frequency L-section, with termination, as a first approxima-
tion of a transducer.
By placing the high frequency arm of the network on the primary side
of the coupling transformer, the possibility of including the leakage reactance
of the transformer in the calculation of the series inductance in the low
frequency arm, is within the realm of application.
The theoretical attenuation for this type of network is given as
12 db ^l6J per octave. Square wave frequency analysis yields only odd
harmonics (see Appendix II), so that fundamental power losses in the high
frequency termination should be less than seven per cent, if the crossover
frequency is at 7 KC.

C. Reduced Power Output
The advantages to be gained from switch mode operation demand that
the transistor be operated so that the ratio of AG to DC current is high.
Reduced power requires a reduced power supply, or pulse width modulation,.
To illustrate the effects of pulse width modulation, a frequency analysis
of a wave so modulated is carried out in Appendix II. Problems involved
in reducing the voltage of the power supply indicate that a less "brute
force" method would be a low level pre-amplifier to obtain the desired
pulse width modulation.
D. Response Time Compensation
Equations II-2, II-3, and II-U indicate the required compensation to
reduce tr, ts, ana tf. Reduction of these quantities appear to be desira-
ble for two reasons
:
1. The approximate trapezoidal output resulting from excessive
response time leads to increased internal dissipation, with
no increase in power output.
2. The current flowing in the collector of the "off" transistor
during ts and tf lowers the o( = 1 voltage. In a push-pull
switch circuit, this could be quite detrimental, as the
collector voltage to the "off" transistor rises to twice the
supply voltage.
Dependent on the type of drive source available, either of two
methods may be used to obtain the desired base signal. A resistance-
capacitance lead network will accomplish the job where a constant
voltage source is available. iFig. 3a) For a constant current source,







Figure 3. Lead Networks
The Rin shown in Fig. 3 represents the input impedance to the base
of the transistor. When this value is known, and the desired overshoot
on the Ibl is selected, the 'other values may be readily calculated.
By purposely raising the low frequency response of the coupling
transformer, sufficient "droop" on the output waveform could be ob-




THE SWITCH MODE AMPLIFIER
A. Pulse Width Modulation Circuit
Several methods of pulse width modulation were investigated,,
Assuming a low level sinusoidal drive is available, the simplest
solution appears to be an extension of the principles involved in an
overdriven amplifier which is commonly used to obtain square waves. By-
varying the reverse bias to the base of a switching transistor, pulse
width" may be varied from full "square" wave to the point where there is
insufficient drive to saturate the transistor. Of course there is a
degradation in the rise time of the output as the pulse width is reduced.
It is of interest to note the t transistors are ideally suited for this
application since switching transistors are readily available that will
saturate with considerable less than one volt drive.
Two Fairchild 2N697 transistors were connected in a push-pull circuit,
and variable bias was applied through the center tap of the input trans-
former to test the feasibility of the method. While 2N697fe are switching
transistors, (Appendix V) their use in the circuit was determined primarily
on an availability basis rather than their characteristics. Fig. k is a
schematic of the test circuit.
Figure [[..Preliminary Pulse Width Modulation Circuit
16.

Photographic results of this test are contained in Appendix III,
Big, 1, 2. Fig. la, and lc shows the general shape of the output ob-
tained from collector to collector. Fig. lb shows the details of the
crossover section (porch) of the wave. Fig, 2 gives the details of the
"square" wave obtained.
All tests were conducted at 3.5 KCS (period 336 usee). Porch width
was variable from to 100 iisec. With no porch, the tr for one half the
peak amplitude was 10 usee, with maximum porch width, the tr was 30 wee
The results of those preliminary tests indicated that the desired
modulation could be obtained. Subsequent tests with increased loads
indicated that considerable degradation of tr could be expected as the
power requirements are increased. In addition, increasing the signal
drive, to reduce the tr, leads to a base to emitter breakdown on the
reverse biased transistor in the push-pull circuit.
The next step in the design of the modulation circuit was to com-
pute the power required from the drive transistors. Data available from
previous work done at Raytheon |_12J included a measurement of the input
resistance for 13 > 2N17U transistors. This data was utilized to compute
a mean value of the input resistance. Taking the minimum value of ^FE
given by the manufacturer, and using .25 ohm emitter resistors, the
results provided a mean input resistance of 7.55 ohms. A standard
deviation of 1.96 ohms was also obtained from this data Equation V-l
was used in computing the above values.
V-l Rin Rie + hFE Re
To simplify calculations, seven ohns was chosen to represent the input
impedance to the 2N17Us in the proposed circuit. Working from the manu-
facturer's data, a 10 ampere collector current would require a 500 ma
17.

base drive. Alloxri.ng for no other losses, the minimum arive power re-
quired should be 1.75 watts.
A two stage circuit was designed for the next test. Direct coup-
ling was employed using PNP, 2N329A's working directly into the bases
of the NPN, 2N697's. This arrangement has two distinct aavantages over
transformer or capacitive coupling.
1. No coupling elements are required.
2. A separate biasing circuit is not required in the second stage,
Negative bias is not required, and the small positive bias re-
quired for square' wave output may be obtained by biasing for a
small collector current in the first stage.
At this point in the design, considerable time was expended in the
choice of a coupling circuit to be used between the 2N697 drive transist-
ors, and the bases of the 2W17U output stage. Direct coupling was de-
sired, but was finally rejected on two significant considerations.
1. Reverse bias to the off transistor of the power output stage
is not available.
2. The method of obtaining bias for the second stage could result
in a quiescent collector current. This collector current, if
present in the output stage, would cause both the output tran-
sistors to operate in the active region. The only load present-
ed would be that of the DC resistance of the output transformer
and the .28 ohm emitter resistors. Destruction of the output
transistors under these conditions could easily occur.
Capacitive coupling was rejected on the basis of the first reason given
above, and in addition, the stability factor in the output stage would be
"FE, as no DC path would exist from base to emitter. Transformer coupling
eliminates all of the objections raised for the other two methods,
18.

The circuit of Figure 5 was constructed, and tests conducted,, The
small emitter resistors used in both stages serve, not only as stabiliz-
ing elements, but eliminates input characteristic differences between the
individual transistors. Changes in ^FE and Rin tend to give unsymetrical
"square" waves from the push-pull circuit if the emitter resistors are
omitted. The tests conducted utilizing the load of Fig c 5b proved high-
ly satisfactory,, Rise times of only 20 yusec were obtainable with porch
widths of 200 usee, (See Appendix III,Fig. 8, 9). On the basis of these
tests a special transformer was ordered,,
While awaiting the delivery of the transformer, several different
transformers immediately available in the laboratory were tried in the
configuration of Fig. 5>b. Each trial required a separate calculation to
determine the termination necessary on the secondary winding to present
a 300 ohm load to the transistors. Unfortunately, none of the transfor-
mers tested during this trial and error period proved capable of passing
the desired waveshape without considerable distortion. During this test-
ing of random transformers, some of the results indicated the possibility
of utilizing the transformer design, instead of a lead network, for drive
wave shaping. The long lead time required for special transformers pre-
cluded this type of application from being included in the overall design.
In the circuit under test, the reader might question the use of only
one termination on the secondary of the transformer. As one of the tran-
sistors in the output stage is off, the input impedance reflected by that
unit is the equivalent of a reverse biased diode, and can be considered





























Utilizing the general schematic of Fig. 3b, a LaPlace transformation
was used to obtain the drive current through Rin in response to a step
voltage input. The results of this transformation is summarized in
2
equation V-2.
t ( R> n v a±
/fin RC
V-2 tKt - = JL -f- R e
R + Rin /7„,(Rin-f R)
With equation V-2, one may select the desired overshoot of Ibl, and
given the input impedance of the circuit to be used, compute the compon-
ent values required. The time constant of the circuit used need not be
critical, as long as the transient will decay in half a period of the
square wave assumed. The values chosen for experimentation should yield
a $0% overshoot, and a decay time (5 time constants) of 50.0 usees,
i. e. ft 3.5 ohms, G = h uf, Rin set at 7 ohms for one transistor,
G. 'fermina tion
A decision to utilize a 300 ohm terminating load was based on verbal
information available at Raytheon concerning the characteristics of the
transducer units for the AN/BQQ-1 application, [id] Straightforward com-
putations for the crossover network component values were made using the
handbook formulas and a chosen crossover frequency of 6 KCS. Results of
these computations yield values for the components of the schematic shown
in Fig. 1 as follows:
Ro - 300 ohms
L « 11.3 mh
C = 0.062 uf
o
.Saturated transistors are a nearly perfect constant voltage source. As
evidenced by the inclusion of a R-L lead network in the photographs contained
in Appendix V, this fact was not discovered by the writer until late in the
experimental stages of the project.
21.

If it is desired to reflect the high frequency section of the cross-
over network to the primary side of the transformer, either the impedance
ratio specified, or the turns ratio of the transformer may be used in
accordance with equations V-3.
C( reflee ted) = (^/l^) G
V-3 L( reflected) = (N-j/Ng) 2 L
Fig. 6.
• (Zg/Z^ C = C»
(Z-j/Z^ L = V
Ro( reflected) = (N]/^) 2 Ro = ( lZt -L/Z2 ) Ro = Ro 8













Figure 6„ Input Impedance Test Circuit
Magnitude of the input impedance may be measured with the tt.?t cir-
cuit of Fig, 6 in the following manner,
lo Connect SI to either terminal A or B„
2„ Set R to a convenient multiple, say 10 times 3 the expected
1 input impedance.
3. Set the oscillator output to give midscale deflection on VTVM 1
at each frequency used D
Several attempts were made to measure the input impedance of the circuit
with a bridge,, The impedance values to be measured are less than \\S ohms,




h. Set VTVM 2 on a lower scale, ( l/lO that of VTVM1 ).
5>. Compute input impedance directly from the ratio determined
by the R setting and the VTVM readings.
While the above method will not give phase angle, it can be assumed that
the input impedance is resistive if the magnitude of the impedance does not
change over a considerable frequency r ange. All tests conducted with this
method on the actual circuits indicated that the load was constant at all
frequencies from 3.5 KC3 to 20 KCS. An extension of this method of measure-
ment was made to determine the DC primary resistance of the transformers used.
D. Circuit Tests
The first tests of the amplifier and PWM circuit were made employing re-
sistive loads in the collector leads of the 2N17h's. Fig, 7 illustrates the
first test circuit used. The choice of load for these initial tests was pre-
dicated on the non-availability of an output transformer, and a desire to
evaluate the FJM circuit working into the load for which it was designed.
In addition, the results of this test would give a control factor to later
tests with a transformer coupled output.
The results of the first test revealed no basic faults with the theory
of design. Practical problems which arose from these tests were corrected
by increasing the power capability of the PWM circuit by the insertion of
2Nl£8 and 2N1050 transistors for the 2N329A and 2N697 respectively. The
final results obtained from these tests are illustrated in the collector to
collector waveforms obtained. (Appendix III, Fig. 3 - 7)« The "rounding"
of the tops of the waveforms indicated is attributed to power supply
deficiencies. Later experimentation proved conclusively that transients






























The final evaluation was made using the circuit of Fig. 8 C
Photographs of the breadboard, and test equipment associated with the
schematic of Fig. 8 may be found in Appendix V. The values indicated in
Fig. 8 are those associated with the final tests, and the reader is ad-
vised that two different input transformers, and two different output
transformers were utilized in the complete evaluation. Referring to
Figures 3 through 17 of Appendix III, one may observe the waveforms ob=
tained at various points in the circuit, and see the effects of the PWM
control.
The distortion introduced in Fig. lU of Appendix III was the result
of inserting 1N3UU diodes in the base leads of the 2N17h's in an attempt
to nullify the overshoot obtained at reduced pulse widths. The slight
overshoot on the collector to collector waveform of Fig. 10 is the re-
sult of a power supply transient, and not from any reactive component in
the load. This overshoot was eliminated entirely in tests made subsequent
to the time of the photograph.
The results of the terminating tests on the circuit are summarized
as follows:
Fundamental power output at 3.5 KCS 166 watts
DC. Power input 368 watts
Overall efficiency kS%
As the efficiency for this circuit seems low when compared with the
theorectical calculations of Chapter III, some basic considerations will









































Emitter resistors - 0.28 ohms
Transformer D3 resistance - 0.19 ohms
2
Supply current (10.8 amperes) x (0.28 -(- 0.19) 55 watts
Assumed power in the harmonics of the "square wave" U2 watts
Fundamental power lost in the HF section of the
crossover network (measured) 27 watts
Known power losses 12U watts
The known power losees added to the fundamental power give a total of
292 watts. No attempt to apportion the balance of 76 watts between the
dissipation in the transistors, and the core losses of the transformer
A D0NMEII #2102 wave analyzer was used to obtain the fundamental power
calculated. Pulses of 3 to 5 seconds duration were used to obtain read-
ings on the wave analyzer. Throughout the experiment a "finger test"
failed to detect any noticable temperature rise in either the transistor
case, or stud mount. There was no detectable difference in the output
obtained with the RC lead network included in the circuit. A power re-
duction of 3.2 db was obtained through the use of PWM„ With a well






A. Pulse Width Modulation
The concept of Pw/M to obtain reduced power output is feasible. If
power output is to be reduced by several db, more than two stages will be
required in the control circuit. Reductions in the order of 30db do not
appear to be feasible regardless of the number of stages employed, as the
width of the pulse required would be less than the total of the rise and
fall times of the transistors.
3. Response Time Improvement
Improvements resulting from the use of lead networks could not be
measured relative to the results obtained without compensating devices.
The rise times observed throughout the experiment were less than those
given by the manufacturer. On the basis of the experimental evidence it
is concluded that the 2N17h does not require compensating networks if oper-
ated at 3.5 KCS or lower.
C. Load Termination
The use of a crossover network permits switching operation into react-
ive loads. All aspects of switching theory may be applied directly to the
circuit with a resistive load assumed. In addition, by inserting the high
frequency section of the network in the primary side of the output trans-
former, the undesirable effects of transformer primary leakage inductance
may be eliminated. Application of 2N17U transistors in an amplifier capa-
ble of power in excess of one kilowatt does not appear feasible in this
circuit configuration. The low impedance required to draw sufficient
current would rapidly approach the DC resistance of the primary winding
of the coupling transformer.
29.

D. Suggestions For Further Application
The inclusion of a crossover network in present linear amplifiers
would eliminate initial voltage transients and the need for timing
circuitry in pulsed applications.
With units such as the Westinghouse 1016D, an amplifier capable
of one kilowatt fundamental output power would require a maximum of four
transistors, and quite possibly two transistors of this type would be
sufficient if the power supply capability was not a determining factor.
Substituting 2N10l6D's directly into the circuit of Fig. 8 and raising
the supply voltage to 60 volts would yield an amplifier capable of 530
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Normalizing the output of a sine wave amplifier the power output can
be expressed:
Po x (1-x)
where x = a sin wt: a = excitation
Po a sin st (l-a sin wt)
= a sin wt - a sin^ st
Average power output = a_
2
Average power input = 2_
IT
Defining Efficiency as Po(avg)/Pin (avg) = ar / 2_ TT a
2 / m T~
This gives efficiency directly proportional to the excitation, a, and
a maximum efficiency of Tf/k = 73. Sh%
Also note that dissipation is a function of excitation, and maximum
dissipation does not occur at maximum excitation.
i .e.
2
Power Dissipated (Pd) a ( 2 - a j = a ( h - a )
-7T 2 ( zn )
Solving ^or Pd ^ax.





Square Wave Ampli fier
Assurring a perfect amplifier, the power dissipated is zero, while
the efficiency is determined from the analysis of the wave form in terms
of fundamental and harmonic power.
P
Po = P„ and + harmonic.
e (t) = qE (sin wt + 1/3 sin 3 wt + 1/5 sin 3 wt + . _ . )
Normalizing




=8 ( 1 + K)
P. , « 8 = .308 pharmonics = 8K = .192fund —2 —
7
Summary
The table below summarizes the characteristics of the amplifiers
considered.
iio.-.e a Input Output Dissipati on Efficiency
Square Wave 1 1 .803 .192 803A
Sin Wave 1 .636 .500 .136 73.5











DEFINE THE WAVEFORM AS FOLLOWS!
AMPLITUDE a 1
f(t) « to o
* 1 c to 17-0
SB 1? -o tof» + o
* -1 'I? +o to 21T-0
2l?-*to 21?




f(t) « £a + > (an cos nwt •» bn sin nwt)
n*l
By a choice of axis, the odd function resulting, leads to an
elimination of all an terms of the series*
1^ is defined t
\ m f(t) sin nwt d (wt)
3U.

Substituting for the given Waveform:
21?
-o
sin n(wt)d(wt) - I sin nwt d(wt) 1
A? +c
1T-c






-^T- oos ii(1T -o) - cos no










Note that the above function reduces to the familiar series of ft





Appropriate comments relating each of the oscilloscope photographs







the test circuit shown




the test circuit shown
in Fig. U, page /<$
of the text.
Fig. 1 Fig. 2
Load waveform obtained
from the test circuit
shown in Fig. 5b, page 20
of r e text. Transformer
used is the transformer
shown in Fig. 8
(Final test circuit)
page IX} of the text.
Collector to collector
voltage waveform obtained
from the test circuit
shown in Fig. 7.
(Test circuit No. 1)
page 2-H of the text.




Fig. 1 Fig. 2










Fig. £, 6, and 7 were obtained
from the test circuit shown in
Jig. 1 1 Test Circuit No. 1,









Fig. $ Fig. 6
Collector to collector
2N17U waveform. Re-













Fig. 7 Fig. 8
39.
Fig. 5






(a) 50^sec/cm 1 volt/ cm







the Pulse Width Modulation
pcuit shown in Fig, 5>a,






the Final Test Circuit,
Fig. 8, page 27 of
the text.
9. collector-to-collector




across the 300 ohm termin-
ating resit, tor.
Fig. 9 Fig. 10
Waveform obtained from
Final test circuit.












b. "Funds mental" output
















Fig. 11 Fig. 12
(a) 50^isec/cm
(b) 50/xsec/cm








All waveforrr.s described were
obtained from the test circuit























contained in the high





Fig. 15 Fig. 16
li3«
Fig. 13
(a) & (b) 50/U sec/cm 2 volts/cm
Fig. 14
(a) & (b) 50>Lxsec/cm 2 volts/cm
Fig. 15
(a) & (b) 50/tsec/cm 2 volts/ cm
Fig. 16






voltage waveform of the
2N17U transistors shown
in Fig. 8, page 27 °f
the text. This photo-
graph shows the detail





















































































The information contained in this Appendix was taken directly from
the Engineering Data Sheets supplied by the transistor manufacturers
indicated.
DELGO 2N17U
General Description: The improved Delco Radio 2N17U is a P-N-P germanium
power transistor designed for general use with a 28 volt power supply and
for use with a 12 volt power supply in applications where high voltage
transients are encountered.
Absolute maximum ratings
Collector diode voltage Vcb
(Veb = -1.5 volts)
80 volts
Emitter diode voltage Vebo 60 colts
Emitter current (continuous) 15 amperes




Electrical Characteristics Temperature at 25 C
Collector diode current (Vcbo,-80)
Current gain hFE( Vce,-2;Ic,12a)
Saturation voltage (lb 2a, Ic = 12a)
Common emitter current amplification
cutoff frequency f <* «. ( Ic = 5 a)
Rise time (Ic = 12a)
Fall time (Ic = 0)
Thermal resistance (junction to
mounting base)
pical Maximum
2 ma 8 ma








General Description: As a saturating switch, total switching times are
a fraction of a jusec at 5>00ma. Gain bandwidth product is typically
100 megacycles As a power output stage, it delivers l.£ watts at
20 megacycles All production units are stabalized by extended
300°G. storage. The Fairchild mesa structure minimizes the effects of
thermal and mechanical shock. Units have withstood impacts greater than
20,000 g for 3 ms
Absolute maximum ratings
Collector to enr^-ter voltage (Vce) U0 volts
Collector tc base voltage (Vcbo) 60 volts
Emitter to base voltage (Vebo) 5 volts
Electrical Characteristics (2£°C)
Current gain ( hFE) 75> (typical)
Saturation voltage (Vbe) 1 volt





General Description: The Tl 2N1050 is an NPN diffused junction silicon
transistor capable of Uo watts dissipation at 2?°C with infinite
heat sink
Maximum ratings
Collector voltage referred to base or emitter at 23>°C 120 volts
Junction temperature (maximum range) -65°C to = 200°C
Electrical Characteristics (2$ C)
Current gain ( hFE)
.
30-90
Saturation resistance, (Ic 200 ma) 15 ohms




General Description: The Westinghouse WX1016 is a NPN fused silicon
pox^er transistor intended for high power switching and amplifier appli-
cations. The voltage and current ratings of this transistor, together
with its very low saturation resistance, enable it to handle high
switching powers with a minimum of losses.
Absolute maximum ratings
Collector to emitter diode voltage
(Veb = -1.5 volts)





Collector diode current ( Vce = 200, Vbe = -1.5)
Current Gain h iTE(min)
Common emitter current amplification
cut off frequency (based on f ^ e s f o( b/hfe)
Saturation voltage (Ic = 5 amperes)
Thermal resistance (junction to case)
200 volts
25 volts
5 amperes
5 amperes
l50°C
20 ma
10
30 KCS
2.5 volts
2.7°C/watt
52.







